

Artix_7A50T

Avnet Engineering Services

www.Artix50.org



Function	Sheet Number
LEAD SHEET	1
BLOCK DIAGRAM	2
BANK 15 DDR3 Memory	3
USB, QSPI, SHA, I2C, EEPROM	4
BANK 14 DUAL ETHERNET, UART, GPIO	5
BANK 0, SMT2 JTAG, BOOT MODE	6
BANK 34 SWITCHES, LEDES	7
BANK 35 PMOD INTERFACES	8
FGPA POWER	9
POWER, RESET	10
BACK PAGE	11

Artix_7A50T


7 APR 2015

11:50:39 AM


Copyright 2015, Avnet, Inc. All Rights Reserved.


This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.

Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.



 Avnet Engineering Services		
Title: 01 - Avnet Lead Sheet_C.SchDoc		
Size: B	Project Name: Artix_7A50T	Rev: C
Date: 4/7/2015	Sheet 1 of 11	

Topology







256MB DDR3 1600 MEMORY



DDR3 ADDR & CNTRL TERMINATION RESISTORS



DDR3 TERMINATION REGULATOR




DDR3 single-ended traces are 40 Ohms impedance
DDR3 Differential traces are 80 Ohms differential impedance

All DDR RAM traces are matched length and less than 2540 mils (25 mm). The below information is general guidance and is pending the FR4 board material composition and stack up.


Address and command trace spacing is 10 mil min for short runs, 4 mils clearance for parallel runs less than 500 mils.
Data trace spacing is 10 mil min for short runs, 4 mils clearance for parallel runs less than 500 mils.

Place clock signals on internal layers to minimize EMI.
Match CK trace length to CK# trace length within +/- 20 mil.
Clock pairs should be equivalent within +/- 20 mil.
Clock and DQS should be length matched.
Clock to Address / Control should be matched within +/- 400 mil.


For further information, see Micron's Tech Notes: TN4113 & TN-52-02




SHA SECURITY EEPROM





32KB EEPROM




USB UART






PROG_PB RESET




INIT_N pulled down by a 20K at the PS circuit on page: 10.


BOOT MODE SELECT



FPGA DONE LED




DUAL JTAG




Layout Note:
JTAG circuit routing should adhere to the following guidelines:
1. JTAG signals should be routed on the outer layers away from noisy analog sources
2. Route TCK and TMS in a star topology


USER SLIDE SWITCHES




8 USER LEDS



CPU_RST





USER_PUSH_BUTTONS




LAYOUT NOTE:
All PMOD signals routed differentially (P/N pairs) and length tuned to each other on each header.


LAYOUT NOTE:
Place resistors and capacitors as close as possible to FPGA.




PMOD 1 Interface




PMOD 4 Interface




PMOD 2 Interface




PMOD 5 Interface




PMOD 3 Interface





PMOD 6 Interface








NODE ID SLIDE SWITCHES




Avnet Engineering Services	
Title: 08 - BANK 35 PMOD Interfaces.SchDoc	
Size: B	Project Name: Artix_7A50T
Date: 4/7/2015	Rev: C
Sheet 8 of 11	



LAYOUT NOTE:
Place FB resistors close to REGs.
Place Monitor points (VM) close to loads.




POWER JACK PWR_DIODE



See page 9 for DC_IN to VIN connection.


BOARD POWER SUPPLIES



DESIGN NOTES - VDDR ADJUSTMENTS:
 For VDDR = 1.35V, R106 = 19.6K, R105 = 28.7K
 For VDDR = 1.5V (default), R106 = 23.2K, R105 = 26.7K

DESIGN NOTES - VBRAM ADJUSTMENTS:
 For VBRAM = 1.00V, R95 = 16.20K
 For VBRAM = 0.95V, R95 = 13.30K

LAYOUT NOTE:
 Place FB resistors close to REG U13.
 Place VM monitor points close to loads.



POWER SEQUENCE:
 1V -> 1.8V -> VDDR & 3.3V

Soft Start Delay: Default = 2mS

INIT_RST_N pulled up by a 4.75K at the PB RESET circuit on page: 6.

AVNET Avnet Engineering Services	
Title:	10 - POWER, RESET.SchDoc
Size:	Project Name:
B	Artix_7A50T
Date: 4/7/2015	Sheet 10 of 11
	Rev: C

Mechanicals:



PCB
A7MB-7A50T-PCB-B

PCB Mounting Holes



MTG1
0

MOUNTING HOLE 125mil



MTG2
0

MOUNTING HOLE 125mil



MTG3
0

MOUNTING HOLE 125mil



MTG4
0

MOUNTING HOLE 125mil

Bumper Standoffs



BMPR1
0

SJ61A4
7.9mm Bumper



BMPR2
0

SJ61A4
7.9mm Bumper




BMPR3
0

SJ61A4
7.9mm Bumper



BMPR4
0

SJ61A4
7.9mm Bumper

 Avnet Engineering Services		
Title: 11 - Back Page.SchDoc		
Size: B	Document Number: Artix_7A50_C.PrjPcb	Rev: C
Date: 4/7/2015		Sheet: 11 of 11